

CLAIMS

1. A monolithic integrated circuit comprising:
- 5 an MOS circuit formed at least partially in a monocrystalline substrate;
- a monocrystalline compound semiconductor layer overlying the monocrystalline substrate; and
- 10 a tunnel diode formed at least partially in the monocrystalline compound semiconductor layer, the tunnel diode electrically coupled to the MOS circuit.
- 15 2. The monolithic integrated circuit of claim 1 wherein the MOS circuit comprises an MOS transistor having a drain region and the tunnel diode is electrically coupled to the drain region.
- 20 3. The monolithic integrated circuit of claim 2 further comprising a second tunnel diode coupled to the drain region in series with the tunnel diode.
4. The monolithic integrated circuit of claim 1 wherein
- 25 the MOS circuit comprises an MOS transistor having a drain region and the tunnel diode is formed overlying and electrically coupled to the drain region.
5. The monolithic integrated circuit of claim 1 wherein
- 30 the MOS circuit comprises an MOS transistor having a gate electrode and the tunnel diode is formed overlying and electrically coupled to the gate electrode.

2025 RELEASE UNDER E.O. 14176

6. The monolithic integrated circuit of c
the MOS circuit comprises a digital circuit
7. The monolithic integrated circuit of c
the tunnel diode comprises an interband tun
8. The monolithic integrated circuit of c
the tunnel diode comprises an intraband tun

7. The monolithic integrated circuit of claim 1 wherein
5 the tunnel diode comprises an interband tunnel diode.

8. The monolithic integrated circuit of claim 1 wherein the tunnel diode comprises an intraband tunnel diode.

9. A semiconductor device comprising:
- a monocrystalline semiconductor substrate;
- 5 an oxide layer formed overlying the substrate;
- a monocrystalline compound semiconductor layer formed overlying the oxide layer; and
- 10 a tunnel diode formed at least partially in the monocrystalline compound semiconductor layer.
10. The semiconductor device of claim 9 wherein the tunnel diode comprises an intraband tunnel diode.
- 15 11. The semiconductor device of claim 10 wherein the tunnel diode comprises a quantum well layer sandwiched between first and second tunnel barrier layers and the first and second tunnel barrier layers are sandwiched
- 20 between an injection layer and a collection layer.
12. The semiconductor device of claim 11 wherein the quantum well layer comprises GaAs and the first and second tunnel barrier layers comprise a material selected from
- 25 AlGaAs and AlAs.
13. The semiconductor device of claim 12 wherein the quantum well layer and the first and second tunnel barrier layers are not intentionally doped.
- 30 14. The semiconductor device of claim 12 wherein the injection layer and the collection layer each comprise GaAs.

30 21. The semiconductor device of claim 20 wherein the
substrate comprises silicon.

22. The semiconductor device of claim 21 further comprising a digital circuit formed at least partially within the substrate and coupled to the tunnel diode.

5 23. The semiconductor device of claim 11 wherein the quantum well layer comprises InGaAs and the first and second tunnel barrier layers comprise AlAs.

10 24. The semiconductor device of claim 23 wherein the injection layer and the collection layer each comprise InGaAs.

15 25. The semiconductor device of claim 24 further comprising first and second contact layers contacting the injection layer and the collection layer, respectively, the first and second contact layers comprising heavily impurity doped monocrystalline InGaAs.

20 26. The semiconductor device of claim 24 further comprising a monocrystalline buffer layer between the oxide layer and the monocrystalline compound semiconductor layer.

25 27. The semiconductor device of claim 26 wherein the buffer layer comprises a material selected from the group consisting of InP and InAlAs.

30 28. The semiconductor device of claim 27 wherein the oxide layer comprises an oxide selected from the group consisting of alkali earth metal zirconates and alkali earth metal hafnates.

29. The semiconductor device of claim 9 wherein the oxide layer comprises an amorphous oxide layer.

30. The semiconductor device of claim 29 wherein the oxide layer comprises an amorphous oxide formed epitaxially as a monocrystalline oxide layer and
5 subsequently heat treated to convert the monocrystalline oxide to an amorphous oxide.

31. The semiconductor device of claim 9 wherein the tunnel diode comprises an interband tunnel diode.
10

32. The semiconductor device of claim 31 wherein the tunnel diode comprises first and second quantum well layers spaced apart by a barrier layer and the first and second quantum well layers are sandwiched between first
15 and second carrier supply layers.

33. The semiconductor device of claim 32 wherein the quantum well layers comprise InGaAs and the barrier layer comprises InAlAs.
20

34. The semiconductor device of claim 33 wherein the quantum well layers and the barrier layer are not intentionally doped.

25 35. The semiconductor device of claim 33 wherein the first carrier supply layers comprise a layer of n-doped InGaAs and a layer of n-doped InAlAs with the layer of n-doped InAlAs in contact with the first quantum well layer and the second carrier supply layers comprise a layer of
30 p-doped InGaAs and a layer of p-doped InAlAs with the layer of p-doped InAlAs in contact with the second quantum well layer.

44. The semiconductor device of claim 43 further comprising an amorphous silicon oxide formed underlying the oxide layer.

5 45. The semiconductor device of claim 9 wherein the oxide layer comprises an amorphous oxide formed by heat treating a monocrystalline oxide layer.

2025-10-16 16:54:50

46. A process for fabricating a semiconductor device comprising the steps of:

providing a monocrystalline semiconductor substrate;

epitaxially growing a layer of monocrystalline oxide overlying the substrate;

growing a monocrystalline compound semiconductor structure overlying the layer of monocrystalline oxide, the monocrystalline compound semiconductor structure comprising an injection layer, a first tunnel barrier layer, a quantum well layer, a second tunnel barrier layer and a collection layer and

forming an intraband tunnel diode at least partially within the monocrystalline compound semiconductor structure.

47. The process of claim 46 further comprising the step of forming an amorphous oxide layer underlying the layer of monocrystalline oxide during the step of epitaxially growing.

48. The process of claim 47 further comprising the step of thermally annealing the layer of monocrystalline oxide to convert the monocrystalline oxide to a further layer of amorphous oxide.

49. The process of claim 46 wherein the step of growing a monocrystalline compound semiconductor structure comprises the step of growing by a process selected from the group consisting of MBE, MOCVD, CVD, MEE, ALE, PVD, PLD, and CSD.

50. The process of claim of claim 46 wherein the
step of providing a semiconductor substrate comprises the
step of providing a monocrystalline substrate comprising
5 silicon.

51. The process of claim 50 further comprising the
steps of:

10 forming a digital integrated circuit at least
partially within the substrate; and

forming an interconnection electrically
interconnecting the digital integrated circuit and the
15 tunnel diode.

52. The process of claim 51 wherein the step of
forming a digital integrated circuit comprises the step of
forming an MOS transistor having a drain region at the
20 surface of the substrate.

53. The process of claim 52 wherein the step of
forming an interconnection comprises the steps of:

25 selectively ion implanting the layer of
monocrystalline oxide overlying the drain region to render
the oxide electrically conductive; and

forming the interband tunnel diode in electrical
30 contact with the electrically conductive oxide.

54. A process for fabricating a semiconductor device comprising the steps of:

5 providing a monocrystalline semiconductor substrate;

epitaxially growing a layer of monocrystalline oxide overlying the substrate;

10 growing a monocrystalline compound semiconductor structure overlying the layer of monocrystalline oxide, the monocrystalline compound semiconductor structure comprising a first carrier supply layer, a first quantum well layer, a barrier layer, a second quantum well layer, and a second carrier supply layer; and

15 forming an interband tunnel diode at least partially in the monocrystalline compound semiconductor structure.

55. The process of claim 54 further comprising the step of forming an amorphous oxide layer underlying the layer of monocrystalline oxide during the step of epitaxially growing.

56. The process of claim 55 further comprising the step of thermally annealing the layer of monocrystalline oxide to convert the monocrystalline oxide to a further layer of amorphous oxide.

57. The process of claim 54 wherein the step of growing a monocrystalline compound semiconductor structure comprises the step of growing by a process selected from the group consisting of MBE, MOCVD, CVD, MEE, ALE, PVD, PLD, and CSD.

forming a digital integrated circuit at least
5 partially within the substrate; and

10

15

selectively ion implanting the layer of
20 monocrystalline oxide overlying the drain region to render
the oxide electrically conductive; and

25

項目	1990年	1991年	1992年	1993年	1994年	1995年	1996年	1997年	1998年	1999年	2000年	2001年	2002年	2003年	2004年	2005年	2006年	2007年	2008年	2009年	2010年	2011年	2012年	2013年	2014年	2015年	2016年	2017年	2018年	2019年	2020年	2021年	2022年	2023年	2024年	2025年	2026年	2027年	2028年	2029年	2030年	2031年	2032年	2033年	2034年	2035年	2036年	2037年	2038年	2039年	2040年	2041年	2042年	2043年	2044年	2045年	2046年	2047年	2048年	2049年	2050年	2051年	2052年	2053年	2054年	2055年	2056年	2057年	2058年	2059年	2060年	2061年	2062年	2063年	2064年	2065年	2066年	2067年	2068年	2069年	2070年	2071年	2072年	2073年	2074年	2075年	2076年	2077年	2078年	2079年	2080年	2081年	2082年	2083年	2084年	2085年	2086年	2087年	2088年	2089年	2090年	2091年	2092年	2093年	2094年	2095年	2096年	2097年	2098年	2099年	2100年																																																								
1. 人口	120,000,000	121,000,000	122,000,000	123,000,000	124,000,000	125,000,000	126,000,000	127,000,000	128,000,000	129,000,000	130,000,000	131,000,000	132,000,000	133,000,000	134,000,000	135,000,000	136,000,000	137,000,000	138,000,000	139,000,000	140,000,000	141,000,000	142,000,000	143,000,000	144,000,000	145,000,000	146,000,000	147,000,000	148,000,000	149,000,000	150,000,000	151,000,000	152,000,000	153,000,000	154,000,000	155,000,000	156,000,000	157,000,000	158,000,000	159,000,000	160,000,000	161,000,000	162,000,000	163,000,000	164,000,000	165,000,000	166,000,000	167,000,000	168,000,000	169,000,000	170,000,000	171,000,000	172,000,000	173,000,000	174,000,000	175,000,000	176,000,000	177,000,000	178,000,000	179,000,000	180,000,000	181,000,000	182,000,000	183,000,000	184,000,000	185,000,000	186,000,000	187,000,000	188,000,000	189,000,000	190,000,000	191,000,000	192,000,000	193,000,000	194,000,000	195,000,000	196,000,000	197,000,000	198,000,000	199,000,000	200,000,000	201,000,000	202,000,000	203,000,000	204,000,000	205,000,000	206,000,000	207,000,000	208,000,000	209,000,000	210,000,000	211,000,000	212,000,000	213,000,000	214,000,000	215,000,000	216,000,000	217,000,000	218,000,000	219,000,000	220,000,000	221,000,000	222,000,000	223,000,000	224,000,000	225,000,000	226,000,000	227,000,000	228,000,000	229,000,000	230,000,000	231,000,000	232,000,000	233,000,000	234,000,000	235,000,000	236,000,000	237,000,000	238,000,000	239,000,000	240,000,000	241,000,000	242,000,000	243,000,000	244,000,000	245,000,000	246,000,000	247,000,000	248,000,000	249,000,000	250,000,000	251,000,000	252,000,000	253,000,000	254,000,000	255,000,000	256,000,000	257,000,000	258,000,000	259,000,000	260,000,000	261,000,000	262,000,000	263,000,000	264,000,000	265,000,000	266,000,000	267,000,000	268,000,000	269,000,000	270,000,000	271,000,000	272,000,000	273,000,000	274,000,000	275,000,000	276,000,000	277,000,000	278,000,000	279,000,000	280,000,000	281,000,000	282,000,000	283,000,000	284,000,000	285,000,000	286,000,

61. A process for fabricating a semiconductor device comprising the steps of:

5 providing a monocrystalline silicon substrate;

forming a CMOS circuit at least partially within the silicon substrate, the CMOS circuit comprising an MOS transistor having source and drain regions and a gate electrode;

10 epitaxially growing a layer of monocrystalline oxide overlying the substrate;

forming an amorphous layer of silicon oxide underlying the layer of monocrystalline oxide during the step of epitaxially growing;

growing a monocrystalline compound semiconductor structure overlying the layer of monocrystalline oxide;

20 heat treating the layer of monocrystalline oxide to convert the monocrystalline oxide to an additional layer of amorphous oxide;

25 forming a tunnel diode at least partially from the monocrystalline compound semiconductor structure; and

forming an electrical interconnection between the tunnel diode and one of the source region, drain region and gate electrode.

30

label a1 >

62. The process of claim 61 wherein the step of epitaxially growing a layer of monocrystalline oxide comprises the step of epitaxially growing a layer of oxide selected from the group consisting of: alkali earth metal titanates, alkali earth metal hafnates, and alkali earth metal zirconates.

63. The process of claim 62 wherein the step of epitaxially growing a layer of monocrystalline oxide comprises the step of epitaxially growing a layer of $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$, where x ranges from 0 to 1.

64. The process of claim 61 wherein the step of forming a tunnel diode comprises the step of etching the monocrystalline compound semiconductor structure to form the tunnel diode directly overlying the MOS transistor.

65. The process of claim 61 further comprising the step of forming a monocrystalline semiconductor buffer layer overlying the layer of monocrystalline oxide and underlying the monocrystalline compound semiconductor structure.

66. The process of claim 65 wherein the buffer layer comprises a material selected from InP, InAlAs, AlGaAs and GaAs.